



Fabrication of 3D Silicon-based Photonic Crystal Structure with “Single” Self Aligned Etching Process

by Gerard Dang, Monica Taysing-Lara, and Weimin Zhou

ARL-TN-0407

September 2010

NOTICES

Disclaimers

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.

Army Research Laboratory

Adelphi, MD 20783-1197

ARL-TN-0407

September 2010

Fabrication of 3D Silicon-based Photonic Crystal Structure with “Single” Self Aligned Etching Process

Gerard Dang, Monica Taysing-Lara, and Weimin Zhou
Sensors and Electron Devices Directorate, ARL

REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188	
<p>Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.</p> <p>PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.</p>				
1. REPORT DATE (DD-MM-YYYY) September 2010		2. REPORT TYPE Summary		3. DATES COVERED (From - To)
4. TITLE AND SUBTITLE Fabrication of 3D Si-based Photonic Crystal Structure with "Single" Self Aligned Etching Process		5a. CONTRACT NUMBER		
		5b. GRANT NUMBER		
		5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S) Gerard Dang, Monica Taysing-Lara, and Weimin Zhou		5d. PROJECT NUMBER		
		5e. TASK NUMBER		
		5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) U.S. Army Research Laboratory ATTN: RDRL-SEE-M 2800 Powder Mill Road Adelphi, MD 20783-1197		8. PERFORMING ORGANIZATION REPORT NUMBER ARL-TN-0407		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)		10. SPONSOR/MONITOR'S ACRONYM(S)		
		11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited.				
13. SUPPLEMENTARY NOTES				
14. ABSTRACT <p>We have designed and developed a simplified three-dimensional (3D) photonic crystal (PhC) fabrication technique that can be used to fabricate a nanoscale 3D structure from the two-dimensional (2D) surface of a silicon (Si), or silicon on insulator (SOI) wafer with a "single" modified Bosch plasma etching process. Using this technique, we demonstrated such a PhC structure that includes hollow-core waveguides with high-contrast gratings as cladding. The etching process produces deep trenches with controlled width variation along the vertical direction. This method uses only a single mask (such as e-beam lithography mask) without alignment, and there is no need for deposition, regrowth, etc. This technique may greatly reduce the fabrication cost and increase the yield of 3D PhC devices.</p>				
15. SUBJECT TERMS Photonic crystal, Silicon, waveguide, nanotechnology				
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT UU	18. NUMBER OF PAGES 14
a. REPORT Unclassified	b. ABSTRACT Unclassified	c. THIS PAGE Unclassified		
				19b. TELEPHONE NUMBER (Include area code) (301) 394-0216

Contents

List of Figures	iv
1. Introduction	1
2. Procedure	2
3. Results	2
4. Conclusions	5
List of Symbols, Abbreviations, and Acronyms	6
Distribution List	7

List of Figures

Figure 1. (a) Structure of the ultra-low loss hollow-core waveguide with a high-contrast grating and (b) schematic of a hollow-core high-contrast waveguide using our modified Bosch etch process.	1
Figure 2. Etch profile of test lines approximately 300 nm wide using our modified Bosch etch.	3
Figure 3. Top view of etched Si wafer. This structure is an array of five waveguides.	4
Figure 4. Cross-sectional view of waveguides fabricated in an SOI wafer.	5

1. Introduction

High contrast gratings have been explored by C. Hasnain as a replacement for the distributed Bragg reflecting (DBR) mirrors in vertical-cavity surface-emitting lasers.¹ The high contrast grating offers a simpler geometry than the large stacks required of DBRs. Zhou et al.² proposed a novel hollow-core waveguide structure that uses such high-contrast gratings. Their simulations showed ultra-low loss properties. The realization of the hollow-core waveguide with a high-contrast grating (HWHCG) would allow for a semiconductor-based, chip-scale waveguide that would exhibit low loss, similar to that of optical fiber. The waveguide proposed by Zhou et al. would require three-dimensional (3D) processing of sub-wavelength scale features of the structure shown in figure 1a. However, using existing semiconductor processing techniques, it will be very difficult to fabricate such a 3D structure. It would likely require a complex process with the undesirable use of wafer-bonding, deposition, and regrowth techniques. Our processing method can be used to fabricate a simplified 3D photonic crystal (PhC) structure below the surface of a Si wafer, which is shown schematically in figure 1b. Although slightly different than the structure in figure 1a, it contains the necessary features for light propagation.




Figure 1. (a) Structure of the ultra-low loss HWHCG and (b) schematic of a hollow-core high-contrast waveguide using our modified Bosch etch process.

¹ Chang-Hasnain, C. J. Tunable VCSEL Using High Contrast Grating. *Conference on Lasers and Electro-Optics/International Quantum Electronics Conference*, OSA Technical Digest (CD), Optical Society of America, 2009, paper CThB1.

² Zhou, Y.; Karagodsky, V.; Sedgwick, F. G.; Chang-Hasnain, C. J. Ultra-Low Loss Hollow-Core Waveguides Using High-Contrast Gratings. *Conference on Lasers and Electro-Optics/International Quantum Electronics Conference*, OSA Technical Digest (CD), Optical Society of America, 2009, paper CFV7.

2. Procedure

In order to fabricate 3D structures, e.g., the HWHCG, below the semiconductor surface using our etch method, it is necessary to be able to control the width of the etch profile while maintaining vertical sidewalls. The standard Bosch etch process³ allows high-aspect ratio etches in Si with vertical sidewalls. By modifying the Bosch process, we are able to obtain high-aspect ratio etches with etch profiles that have varying widths. We have been able to obtain etch sidewall profiles with three regions of varying widths, each having vertical sidewalls.

The Bosch etch process uses a repetition of three steps to achieve a high-aspect ratio etch in Si with vertical sidewalls. In its most basic form, the Bosch process has a first step where the polymer conformally passivates the sample with a patterned mask—in our case, an e-beam resist. The second step is a directional etch to remove polymer that is on the bottom of the e-beam resist features to expose the Si, while maintaining protective polymer on the sidewalls of the trench. Finally, an isotropic Si etch step is performed to remove a thin layer of silicon. The key to the Bosch process is the restarting of the three-step loop once the sidewall polymer is eroded by step three, the Si etch. By repeating this three-step cycle, one can etch a deep trench in Si with vertical sidewalls. We modified the standard Bosch process to achieve a wider core region in our etch profile by increasing the times for the first step (polymer deposition) and third step (silicon etch). The increase in the polymer deposition time provides sidewall protection for the wider lateral etch of the core's second region. The process for the first and third regions of the etch is the standard Bosch process.

3. Results

Figure 2 shows a scanning electron microscope (SEM) image of such etch cross-sectional profiles performed in a 300-nm-wide line with features defined by a ZEP 520 e-beam resist. The three regions of the profile are a narrow first region, a wider second region, and then a narrow third region that is as wide as the first region. This type of etch profile, if performed in two lines in proximity to each other, will form one of the rings in the HWHCG structure. Regions 1 and 3 of the etch profile will form the frame of the ring, and region 2 of the lines will etch laterally into each other forming the “hollow-core.” For a grating width of 600 nm, the second region of the etch needs to etch to a width of approximately 600 nm so that adjacent rings open up. It is also important that the first and third regions of the etch have the same width, as they form the ring frame of the waveguide. The samples were etched in a Unaxis VLR 700 ICP system.

³Laermer, F.; Schilp, A. of Robert Bosch GmbH. Method of Anisotropically Etching Silicon, U.S. Patent No. 5501 893.




Figure 2. Etch profile of test lines approximately 300 nm wide using our modified Bosch etch.

By combining this variable-width vertical trench etching technique with a two-dimensional (2D) mask having periodic gap lines that have wide and narrow regions, we can create the desired 3D HWHCG structure as shown in figure 1. Figure 3 shows a top-view image of an etch performed for fabrication of an array of five hollow-core waveguides. The e-beam resist has been stripped using oxygen plasma, but the pattern etched in Si is the layout of the top mask pattern. The period of the grating is 600 nm. The narrow line region from the top view was completely undercut by the etch to form the rings, but the wider rectangular features in the pattern were not completely undercut. These features form vertical posts that become the vertical high contrast grating claddings of the waveguide.




Figure 3. Top view of etched Si wafer. This structure is an array of five waveguides.

Figure 4 shows a cross-sectional view of the structure after cleaving. Some roughness can be seen along the posts, as well as an unwanted artifact in the core region of the waveguides. A short oxidation and etch in buffered oxide etch (BOE) should remove these features. The sample was fabricated on an SOI wafer where a sacrificial silicon-oxide layer is located under the bottom cladding layer made by the high contrast gratings. The BOE chemical etch can also remove the silicon-oxide layer under the waveguide so that the waveguides are “sitting” on a layer of air.




Figure 4. Cross-sectional view of waveguides fabricated in an SOI wafer.

4. Conclusions

In conclusion, we have demonstrated a method for fabricating HWHCGs in silicon. This method allows for a low-loss waveguide alternative to optical fiber that can be monolithically integrated with semiconductor components. Currently, optical fiber cannot be monolithically integrated with semiconductor photonic integrated circuit (PIC) and conventional semiconductor waveguide devices have high loss. Many analog optical and RF-photonic systems need to use optical fiber as a high Q device or time delay device. Our single-etch processing method not only makes the integration of fiber-like waveguides with PIC possible, it also increases the likelihood that fabrication on a large scale will have low cost and higher yield, thus making it a practical component in Army's RF and optical systems, such as opto-electronic oscillators and optical controlled phased array antenna, that require high bandwidths and greater immunity to electromagnetic interference. This method can also be applicable to digital communication and control systems that require buffers.

List of Symbols, Abbreviations, and Acronyms

2D	two-dimensional
3D	three-dimensional
BOE	buffered oxide etch
DBR	distributed Bragg reflecting
HWHCG	high-contrast grating
PhC	photonic crystal
PIC	photonic integrated circuit
SEM	scanning electron microscope
Si	silicon
SOI	silicon on insulator

NO. OF COPIES	ORGANIZATION
1 ELEC	ADMNSTR DEFNS TECHL INFO CTR ATTN DTIC OCP 8725 JOHN J KINGMAN RD STE 0944 FT BELVOIR VA 22060-6218
1 CD	OFC OF THE SECY OF DEFNS ATTN ODDRE (R&AT) THE PENTAGON WASHINGTON DC 20301-3080
1	US ARMY RSRCH DEV AND ENGRG CMND ARMAMENT RSRCH DEV & ENGRG CTR ARMAMENT ENGRG & TECHN LGY CTR ATTN AMSRD AAR AEF T J MATTS BLDG 305 ABERDEEN PROVING GROUND MD 21005-5001
1	PM TMS, PROFILER (MMS-P) AN/TMQ-52 ATTN B GRIFFIES BUILDING 563 FT MONMOUTH NJ 07703
1	US ARMY INFO SYS ENGRG CMND ATTN AMSEL IE TD A RIVERA FT HUACHUCA AZ 85613-5300
1	COMMANDER US ARMY RDECOM ATTN AMSRD AMR W C MCCORKLE 5400 FOWLER RD REDSTONE ARSENAL AL 35898-5000
1	US GOVERNMENT PRINT OFF DEPOSITORY RECEIVING SECTION ATTN MAIL STOP IDAD J TATE 732 NORTH CAPITOL ST NW WASHINGTON DC 20402
1	US ARMY RSRCH LAB ATTN RDRL CIM G T LANDFRIED BLDG 4600 ABERDEEN PROVING GROUND MD 21005-5066
3 3 ELEC	US ARMY RSRCH LAB ATTN IMNE ALC HRR MAIL & RECORDS MGMT ATTN RDRL CIM L TECHL LIB ATTN RDRL CIM P TECHL PUB ATTN RDRL SEE M G DANG (1 ELEC) ATTN RDRL SEE M M TAYSING-LARA (1 ELEC) ATTN RDRL SEE M W ZHOU (1 ELEC) ADELPHI MD 20783-1197

TOTAL: 14 (4 ELEC, 1 CD, 9 HCS)

INTENTIONALLY LEFT BLANK.